Verilog HDL : a guide to digital design and synthesis / Samir Palnitkar.
By: Palnitkar, Samir.
Material type:
Item type | Current location | Call number | Copy number | Status | Date due | Barcode |
---|---|---|---|---|---|---|
![]() |
UAP Central Library Reserve Stacks | 621.392 PAL (Browse shelf) | 1 | Available | 3010012221 | |
![]() |
UAP Central Library Reserve Stacks | 621.392 PAL (Browse shelf) | 2 | Available | 3010012225 | |
![]() |
UAP Central Library Reserve Stacks | 621.392 PAL (Browse shelf) | 3 | Available | 3010012222 | |
![]() |
UAP Central Library Reserve Stacks | 621.392 PAL (Browse shelf) | 4 | Available | 3010012223 | |
![]() |
UAP Central Library Reserve Stacks | 621.392 PAL (Browse shelf) | 5 | Available | 3010012224 |
Browsing UAP Central Library Shelves , Shelving location: Reserve Stacks Close shelf browser
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
621.392 PAL Verilog HDL : | 621.392 PAL Verilog HDL : | 621.392 PAL Verilog HDL : | 621.392 PAL Verilog HDL : | 621.395 BRA Design of VLSI Systems — A Practical Introduction / | 621.395 PUC Basic VLSI design / | 621.395 PUC Basic VLSI design / |
Includes bibliographical references and index.
There are no comments for this item.